Staff Physical Design Engineer – Top-Level Timing & STA
7Rays Semiconductors
San Jose, CA
We are looking for a Senior/Staff STA Engineer to lead full-chip timing signoff activities for cutting-edge SoCs at advanced technology nodes (5nm / 3nm / 2nm). The candidate should possess deep expertise in MMMC timing…
View full description without opening another site