Principal / Senior Principal Logic Design Engineer – PCIe, RTL, ASIC/FPGA
KORE1
San Jose, CA
Location: San Jose, CA Work Arrangement: Hybrid – 3 days onsite / 2 days remote per week, with flexibility on which days are worked onsite. Candidates must be able to work onsite in San Jose 3 days per week. KORE1, a…